One of the key enablers for the successful integration of 3-D interconnects using the Through-Silicon Via (TSV) schemes is the control of the mechanical stresses in the Cu TSV itself as well as in the surrounding silicon substrate. The synchrotron-sourced X-ray microdiffraction technique has been recognized to allow some important advantages compared to other techniques in characterization of the mechanical stresses in a TSV sample. This approach have been used to study Cu TSV samples from SK Hynix, Inc. earlier as well as more recently from SEMATECH, and we have found interesting differences in the stress states of the Cu TSV. We proposed a possible explanation of the observed differences. This fundamental understanding could lead to improved stress control and hence reliability in the Cu TSV samples, as well as to reduce its impact to the silicon electron mobility and hence to device performance in general.
INTRODUCTION
Through-Silicon via (TSV) have enabled the semiconductor and electronics industries to create 3D integrated circuits in many applications, improving bandwidth and reducing latency with shorter connections between silicon chips [1] . However, little is being understood about the reliability of TSVs. TSVs induce thermal interfacial stresses on its surroundings due to the mismatch in the coefficient of thermal expansion values between silicon (α Si~3 X10 -6 K -1 ) and copper (α Cu~ 17x10 -6 K -1 ) [2] . The incoherency of different size copper grains due to different electroplating conditions creates high residual stress at grain boundaries that can cause delamination or interfacial fracture. Stresses can also be induced extrinsically by silicon wafer thinning or chip-package interactions [3] . These stresses potentially impact the electrical performance and device design through the keep-away zone [4] in the silicon substrate, as well as lead to serious reliability issues in the TSV samples. Some of these reliability concerns are silicon wafer cracking, debonding between wafers and TSV protrusion [5] , signal degradation [6] and cracking. Keep-away zones from TSVs are created for active devices to minimize mobility changes. Thus, one key enabler to the successful implementation of TSVs between silicon wafers is the control of the mechanical stresses in the Cu TSV itself as well as in the surrounding silicon substrate [7] .
There exist a few experimental techniques to analyze the stresses surrounding TSVs. These experimental measurements are usually verified with FEM modeling. Okoro et al. measured the stresses of the TSVs of diameter 5 um, pitch 10 um and depth of 24 um using a non-destructive micro-Raman spectroscopy [8] . Strain in the sample will result in a change of the phonon frequency and thus the frequency of the Raman peaks. Unlike silicon which has a Raman peak located at ω o = 521Rcm-1, copper does not have a Raman signal. This results only in the limited measurement of the silicon stresses around the TSV. Assuming isotropic strain-hardening behavior of copper in TSVs, they found the yield stress and tangential modulus to be 172.3 MPa and 517 MPa respectively with a compressive-tensile transition and keep away zone to be 10 um from the TSVs [9] . Liu et al. measures thermomechanical stresses around TSVs of diameter 70 μm, pitch 140 μm and depth of 460 μm using X-ray diffraction technique at different temperatures [10] . They found that the TSVs experience a tensile stress at 225 MPa at 200 o C and -100 MPa at 25 o C. This XRD method does not provide a spatial distribution of the stresses on the wafer, it is instead an average measurement of the stresses near the top of the TSV structure. Another method is the use of nano-indentation to measure the residual stresses in the TSV by Che et al [5] . This method allows for fine, microscopic measurement of the stresses on specific locations in the TSV but it is destructive.
The synchrotron-based X-ray microdiffraction technique was used for the first time to characterize complete stress states in both the Cu via of the TSV as well as in the silicon substrate surrounding the Cu via in a 2012 report by Budiman et al. [11] . It is a non-destructive, submicron-resolution method to characterize crystal orientations and stresses in Cu TSV samples. As the high-brilliance synchrotron-sourced X-rays can penetrate and easily distinguish signals of the metallic structures from that of other materials in their surroundings, strain measurements can be done in the samples while the copper-filled TSV is still buried inside the silicon substrate [11, 12] . This allows strain measurements that are as close as possible to conditions in the real operations of the device. The focused X-ray beam allows stress measurements in the submicron regime. Further, the white x-ray beam provides a white range of wavelengths that allows deviatoric stress component measurements in addition to the traditional x-ray diffraction technique to measure hydrostatic components of the stress tensors [13] . Since then, many studies [14] [15] [16] [17] [18] have followed the approach utilizing synchrotron X-ray microdiffraction resulting in improved understanding and thus control of the mechanical stresses in the TSV samples recently, potentially leading to better device design and reliability of advanced 3D IC technology [19] [20] . This synchrotron-based X-ray microdiffraction technique has also been used to investigate microstructure-controlled or stress-controlled reliability as well as performance issues in advanced microelectronics [21] [22] [23] [24] [25] , nanotechnologies [26] [27] [28] [29] [30] [31] along with next generation energy systems [32] [33] [34] [35] [36] .
EXPERIMENTAL
This article reports an investigation of mechanical stresses on two independent Cu TSV samples based on silicon substrate. First is a study using a TSV test structure fabricated by SK Hynix Semiconductor, Inc. and annealed at 200 degree (please use the appropriate symbol here) C for 1 hour. The complete result of this study has been reported in our recent publication [11, 12] . The second study used a TSV test structure fabricated by SEMATECH and annealed at 150 degree (appropriate symbol here) C for 1 hour, and the result of which is being reported in this article, together with the evaluation of the mechanical stresses on the two independent TSV samples. The synchrotron-based X-ray microdiffraction experiment was conducted at the Beamline 12.3.2 at the Advanced Light Source (ALS), Berkeley Lab, CA. A 10 keV monochromatic X-ray beam was used to measure the hydrostatic stress component. The polychromatic white beam X-ray beam was used to enable measurements of deviatoric components of the stress tensor. They were studied at post-annealed state after annealing. The sample was mounted on a precision XY MICOS stage and the TSV of interest was raster scanned under the focused X-ray beam. The beam size was 0.8 x 0.8 μm (full-width at half-max intensity). The stress measurement methodology using synchrotron X-ray microdiffraction has been described thoroughly in Reference 11. The hydrostatic component of the stress in the Cu TSV was measured in the as-received state at the post annealed state. All the hydrostatic stress measurements were performed on the center of the Cu TSV using monochromatic X-ray beam with 10 keV energy.
RESULTS AND DISCUSSION
In this section, we report the findings and compare the post-annealed stress measurements of the two different TSV test structures. First, the mechanical stresses in the Cu via for both TSV samples will be discussed, followed by the stresses in the silicon substrate surrounding the Cu via. Fig. 3 describes the stress state in the Cu TSV made by Hynix at the post-annealed condition. Post-annealed state is perhaps the most relevant stress state for practical considerations in terms of reliability and robust integration of a TSV scheme in industry. First we see the grain map of the Cu TSV on the left-most side of Fig. 3 . It shows relatively large grains with wide range of orientations. The stress maps on the right suggest the stress state of the Cu TSV is dominated by high shear stresses. However, the overall stress level was provided by the hydrostatic measurement and it was shown below as relatively high tensile of about 167 MPa. The stress state in the Cu TSV sample made by SEMATECH is described in Fig. 4 . It is similarly characterized by relatively high tensile hydrostatic stress of 89 MPa and average shear stresses of about 108 MPa. Both the high shear (deviatoric) stresses as well as the relatively high tensile hydrostatic stresses at this postannealed state could have important implications in terms of reliability and robust integration of the TSV scheme [37] . The high tensile hydrostatic stress of 89 MPa is comparable to the stress level in a conventional Cu interconnect line [21, 24] and thus could lead to debonding, cracking as well as stress-inducing voiding as has been well known in traditional Cu lines, which in turn could lead to degradation of failure of devices. The high shear deviatoric stresses could also lead to plastic damages which could eventually lead to failure of the interconnect device as well.
A. Stresses in Cu TSV

Cu Stress
It is thus important to study the origin of these high stresses and understand how the stresses evolve. Energy scanning performed on SK Hynix TSV Sample [11] provided hydrostatic stress data in Cu TSV. The hydrostatic stress of the as-received condition was measured to be in high tensile state of 234 MPa whereas during high temperature annealing at 200 °C for 1 hour (the measurement was in situ and at temperature), Cu TSV exhibited compressive stress of 196 MPa. Thus our measurement suggested an evolution of the Cu stress state from fairly high tensile state before the annealing to much relaxed stress state, even goes to the compressive side during annealing but it was back up again in tensile after annealing.
These findings thus suggest two things. First, the as-received TSV appears to be already in a very high tensile state of 234 MPa. This could be due to the significant grain growth during room temperature annealing which Cu has been widely known to exhibit [38] , that is from the time it was deposited into the TSV structure to the time the stress was measured in this experiment (about two months here). This is supported by our cross-section FIB images as shown in Fig. 1(c and d) , as well as reported in details in References 11 and 12. Similar room temperature grain growth in Cu TSV has also been previously reported by Okoro et al. [39] . Such grain growth in a confined volume would lead to hydrostatic stress going to the tensile direction due to grain boundary elimination [38] . Secondly, the stress jump over the annealing seems to largely follow the expansion mismatch with the Si substrate during the heating (Δα*ΔT for Cu and Si and for 200 °C heating is calculated to be about 337 MPa) and thus the subsequent cooling results in similar tensile stress state in the post-annealed state of 167 MPa.
Compared to this stress, the post-annealed stress state of Cu TSV of SEMATECH sample of 89 MPa was lower. Of course, this could be the size effect (the SEMATECH TSV diameter is about 4 times smaller than SK Hynix TSV), at least indirectly. From the FIB images of the post-annealed Cu TSV's of the two manufacturers shown in Figs. 1 and 2 , it is evident that the Cu grain growth during annealing as well as during room temperature shelf time was limited by the diameter of the via. Our quantitative grain size analysis gave the average grain size of SEMATECH sample to be 2.3 μm, whereas that of SK Hynix sample to be about 5.8 μm. Assuming the Cu via deposition in both Cu TSV process integrations of the two manufacturers resulted in similarly fine-grained Cu microstructures, then the post-annealed stress difference here could simply be because of the extent of grain growth that was occurring in each sample. The stress in smaller Cu TSV's is expected to be lower as grain growth is limited by the size of via. This thus confirms the origin of the hydrostatic stress in the Cu TSV to be the grain growth from the as-deposited Cu grain structure. However, it is to be noted here that further direct comparisons between these two completely different TSV samples (different dimensions, different fabrication methodologies, etc.) were not possible due to both companies' confidential limitations.
B. Stresses in Si Surrounding the TSV
Following the methodology described in Reference 11, we studied the hydrostatic stress states in the silicon surrounding the Cu TSV of both samples and our measurement gave similar stress profiles and general behaviors as also described in details in Reference 11. The keep-away zones in the TSV samples of SK Hynix and SEMATECH however differ significantly; they are 17 μm and 8.8 μm for TSV samples of SK Hynix and SEMATECH respectively.
The keep-away distances (ratio = 17/8.8 = 1.93) seems to be about proportional to the Cu hydrostatic stresses in the two Cu TSV samples (ratio = 167 MPa/89 MPa = 1.88) indicating that the keep-away zone might be mostly controlled by the hydrostatic stress in the Cu TSV. This correlation has been implied already in the Lame analytical solution [21] as discussed in Reference 11 and graphically displayed in Reference 37.
Within that keep-away zone, the stresses in Si might change the electron mobility of the transistor device significantly such that electrical performance of the device might be out of control [4] . Thus the importance of controlling the stresses of the Cu TSV as with lower hydrostatic stress in Cu, the keep-away zone in silicon will also be reduced.
The deviatoric components of the strain in the silicon substrate surrounding the Cu via in the SEMATECH TSV sample are shown in Fig. 5 and 6 . These deviatoric strains could lead to shear-driven deformation mechanisms, such as plasticity, which could lead to further damage and failure of the silicon surrounding the Cu via. Figure 5(b) shows the mapping of one of the deviatoric strains (ie.
Which is the deviatoric normal strain in the x-direction) and the black lines were added to indicate the Cu via location corresponding to the SEM image ( Fig. 5(a) ) of the typical TSV sample of SEMATECH's. The TSV sample has a silicon nitride over layer that is evident in Fig. 5(a) . The notation of deviatoric strains in Fig. 5 and 6 are following the notation widely adopted in the synchrotron X-ray microdiffraction studies and fully defined in Reference 13. The synchrotron X-ray diffraction mapping was however done on a Cu via that was still fully buried under the silicon substrate, unlike what was shown in Fig. 5(a) . In that manner, the strain mapping shown in Fig. 5(b) is indeed that of the silicon substrate, including where the Cu via is located -in which case, the strain map was that of the silicon on the outer part of the sample (ie. between the X-ray source and the Cu via). -3 and the directions of x, y and z axes are defined here in (c) consistent with our earlier reports [11, 12] although the SEMATECH TSV sample was not with cap Figure 6 suggests similar trend of silicon stress state in the SEMATECH TSV sample compared to that of SK Hynix's TSV samples, such as earlier reported [11] . The shows similar magnitude, but opposite sign with , consistent with what is implied by the Lame analytical solution [21] as discussed in Reference 11 and graphically displayed in Reference 37. From the scale bar, we could calculate that the maximum deviatoric stress here could reach ~80 MPa and that the location of the maximum stress is in the top part of the Cu via and there seems to be a very high stress in between the Cu via and the silicon substrate surrounding it on the top part of the TSV sample. Similarly there is also a pretty high stress in the bottom part of the TSV with opposite signs. Obviously this stress trend points to potential failures (plasticity, damage, delamination and/or crack issues) between the Cu via and the silicon substrate especially on the top part of the TSV. The shows pretty neutral as expected [11, 37] . The shear strains related to the z direction ( xz and yz) seem to be very close to zero as well perhaps due to less constraint in the z direction, whereas the xy seems to be in a very high negative state. This again could lead to potential failures/damages due to plasticity either in the silicon substrate, or more importantly in the Cu via.
As such, we have shown the complete stress states both in the Cu via itself as well as the silicon surrounding the Cu via in two independent TSV samples (made by SK Hynix and SEMATECH) after some annealing. This was only enabled by the synchrotron X-ray submicron diffraction as firstly presented and reported by Budiman et al. [11] . While it is not always possible to draw a direct comparison between these two samples, to the extent it is justified, the evaluation in this article has led to improved understanding, and thus control of the mechanical stresses in the TSV samples. The two TSV samples were fabricated by different manufacturers using two different process integration schemes and they were studied independently by our group using the synchrotron X-ray microdiffraction as a standard bench measurement. With a few assumptions, their comparison has given us several useful and potentially important lessons for stress control and optimization for robust and reliable 3-D integration.
CONCLUSION
Synchrotron X-ray submicron diffraction consisting of both white and monochromatic beam has proven to be a powerful tool to measure stress states in TSV in situ and while the Cu via is still buried under Silicon. The Cu stress state for SEMATECH TSV structure is mostly in tensile and considerable shear stresses are found at the postannealed state. This is due to the room temperature grain growth that leads to high tensile stress in the as-received state. Our findings suggests that the origin of much of the reliability as well as integration and performance (keepaway zone) concerns seems to be in the Cu hydrostatic stress. Thus its control and optimization would be critical. Secondly, the Cu hydrostatic stress seems to be mostly controlled by the Cu grain growth. Our findings further underline the importance of both measuring and controlling the stresses and especially how they lead to degradation of the device in the technology development as well as reliability improvement of the 3-D interconnect schemes.
